Apple Interview Question

Design clock divider (divided by 3) in Verilog