Hold,setup,metastability,jitter,types of jitter, what causes each of these., and other clk questions: A dive into certain aspects of circuit/clk design.
Circuit Designer Interview Questions
232 circuit designer interview questions shared by candidates
Timing and power optimization for low power.
Draw a transistor level latch and D-FF.
nMOS gate capacitor VS gate voltage
What is Hold time ?
Details of setup and hold time, basic digital design questions on mux and different flip-flops, transistor sizing, leakage control, Verilog coding etc.
Setup and hold time, Leakage and dynamic power, sizing of transistors in combinational gates
1. Digital custom design - setup/hold constraints, clock skews, crosstalks, layout related clock routing queries, wire delay.
Draw a tracker circuit for sram. One for read an another for write
Very fundamental questions. Wasn't prepared for that.
Viewing 101 - 110 interview questions
See Interview Questions for Similar Jobs
Electric EngineerMemory Design EngineerOptical Design EngineerRfic Design EngineerAnalog Mixed Signal Design EngineerIc Design EngineerComputational Fluid Dynamics EngineerAnalog Design EngineerDesign Engineer Mechanical EngineerPrincipal Electronics EngineerRd Mechanical EngineerTcad EngineerMechanical Robotics EngineerAnalog EngineerDigital Design Engineer