ask the concept of virtual function, pure function in c++. Ask previous verification experience. An question about how to write a c program to judge whether a machine is big-endian or little-endian
Design Verification Engineer Interview Questions
3,720 design verification engineer interview questions shared by candidates
questions about OVM process
Computer Architecture, Logic Puzzles, SystemVerilog, C, Algorithms,Assembly
Virtual functions, forks, verification basics, OOPs principle
Find the number of '5''s in a rolling window of size 10. Flag an error when the count>4
First Phone interview Computer Architecture stuff: OOO, memory dependencies, Piplelining, Fetch stage, Branch Prediction System Verilog: coverage and assertion writing Digital Logic: Implement AND and OR using 2:1 mux Asked to rate myself in C++, System Verilog Second Phone Interview: Similar Comp Architecture questions C program to sort array. Binary search vs Linear Search. Time complexity.
testbench and test plan.
problem solving. debug a failure.
what factors of transistor affects the delay time
What is a hash table?
Viewing 3601 - 3610 interview questions