FIFO fundamentals (synchronous) and depth calculation, arbiter fundamentals (fixed priority, round robin, weighted), experience with cache, how to optimize a given logic path for timing assuming area is no concern, my ASIC design experience (timing closure, microarchitecture, block explanations).
Hiring managers asked about project details and tools. He was expected digital design solutions and CDC related topics. Lint and Lowpower design questions asked and given FIFO calculations. Current company job roles and responsibilities and challenges in current project
The interview began with fundamentals like race conditions, reset types (synchronous vs. asynchronous), and their advantages. I was then asked to write RTL code for a basic flow, with the interviewer gradually increasing complexity by adding registers and FIFO elements. In the final part, I explained my projects in detail, focusing on my contributions, design decisions, and verification approach.
Sure, here's a common Verilog interview question: **Question:** Explain the difference between blocking and non-blocking assignments in Verilog. **Answer:** In Verilog, blocking assignments (`=`) are executed sequentially in the order they appear in the code. This means that the right-hand side (RHS) is evaluated immediately, and the assignment is performed right away. Non-blocking assignments (`<=`), on the other hand, are used for modeling concurrent behavior. They allow multiple assignments to happen at the same time, without being influenced by the order in which they appear in the code. The RHS is evaluated immediately, but the assignment is scheduled to occur after all other statements in the current time step have been evaluated. This distinction is crucial for modeling digital circuits accurately, and using the appropriate assignment type depends on the intended behavior of the design.
how to handle pressure wheneverwork pressure increases
I could not reveal the questions
synchronization of multiple control signals FIFO Depth calculation
Design a NAND2 gate using CMOS transistors.
sync vs asyc rst
Can you sell this product? I answered that I could sell anything if I knew something about it. Supply and demand.
Viewing 181 - 190 interview questions